




H170M-PLUS


Rev 1.04









1 PSON# is inverted by SLP_S3#, but gated and delayed by PWRBTN#
 2 PWRK will assert when +3V arrives at +2.1V then delay 300ms-500ms and gated by ATXPGD
 3 If support AMT, SLP_A# could already be high before sequence begins. If not support AMT, SLP_A# will come with SLP_S3
 4 SLP_S4# controls +1.5VDual and +VTTDDR
 5 Come with 1.5VDUAL
 6 Come with +3V, +12V and gated by SLP_S3#
 7 CPUUPWRGD After PWRK
 8 PLTRST# = PCH PWRK AND PCH SYS_PWRK
 9 PLTRST_PROG#-PLTRST# voltage=1V, directly connect to CPU










Channel A
4 Layer routing

13


DM_DSQ_A0[0:8]








XDP Card USB3 CON1



XDP Card USB3 CON2



XDP Card USB3 CON3




XDP Card USB3 CON4









Naming Rule:
CtXPy=>請將XDP Card Conn connector的PinY

Placement Rule:
此頁面與全部放置有面線輸出。
Layout會給給Reference文字圖開出。
若有需求初期PCB版本可沒有文字。
但此規程V7 PCB版本記得通知廠商不洗背圖文字


Power Rework:
+1.0V_A請從DIP電容線接至XDP Card CON2 Pin19
+3VSB請從DIP電容線接至XDP Card CON4 Pin1
+VCCIO請從DIP電容線接至XDP Card CON3 Pin19
+VCCIO請從DIP電容線接至XDP Card CON2 Pin1
+3VSB_ATX請從DIP電容線接至XDP Card CON4 Pin19
GND請接至XDP Card CON2 Pin7









DRAM SMBUS From PCH (Thru Level Shift)




CPU DDR Vref

For CPU DDR Vref






for 80













POWER for HDMI & DVI

If only HDMI, this power must still need



Passive/Active Devices				
Max Capacitance (See Section 4.1 Production)	Schedule Device	NA	pF	15
Resolution Values (x1) 50%	ESD	NA	ES	ES
ESD Protection	ESD	NA	NA	Optional
Max xFET Rms/Load	NA	NA	ESD	Subs/Type





SEL_CLK	X1:CLKIN	X2:CLKINB
0	X1	X2
1	CLKIN	CLKINB


SEL_CLK	X1:CLKIN	X2:CLKINB
0	X1	X2
1	CLKIN	CLKINB









0	1	Q
1	0	41
1	1	Q

Default by hardware latch


CPU (MHz)	CPU Step (MHz)	Typ SSN B0b0=1 (P/W)	Typ SSN B0b0=0
1000-1000	0-1000	0.0000	0.0000


SLAVE ADDRESS: D2






SRP4有用到，且需上件，swap 注意







Note: `SATAPG[2:0]/SATAPXC[2:0]/GPP_E[2:0] and SATAPG[7:3]/SATAPXC[7:3]/GPP_F[4:0]` have two native functions – the first native function (SATAPXC[E]) is selected if the Fls 1 or 0 slot supports SATAP_CIE_Select. For `Port x = 11b`, Setting SATAP_CIE_Select for `Port x = 11b` also enables an internal pull-up resistor in this port to allow flexible I/O selection of SATAPort x or PCIE[®]. Port x to be selected is determined on the basis of the value of SATAPG[E] and SATAPXC[E]. If SATAPG[E] is 0, SATAP_CIE_Select for SATAP or PCIE[®] (When `SPSGW[E] = 0`, PCIE[®] will be selected if the sampled value is "0" and SATA will be selected if the sampled value is "1"; When `SPSGW[E] = 1`, SATA will be selected if the sampled value is "0" and PCIE[®] will be selected if the sampled value is "1"). SATAP_CIE_Select supports GPIO polarity for SATAPort x and PCIE[®] and Soft I/O is handled through FTTIC and described in SkyLake Pin2Soft Flash Programming Guide (CDI doc #T8D).

注意PCH GPIO D Group power plane






PCH-H SPEC : GPP A-G 1.8V or 3.3V


PCH-H SPEC : GPP I only 3.3V

Deep Sleep Well Group (GPD) only 3.3V


RVP8 GPP D : 3.3V

RVP10 GPP D : 1.8V









POWER FLOW




NOT SUPPORT DSW







SUPPORT DSW




Standard Circuit












delete CAP for PL/EL oclay














AC_COURSEID_YEAR_SEM	STATUS_CODE	AC_COURSEID_COURSEID	REMARKS
0	0	0	01) change to 000, term,000, 01) change to 000,000, 01) change to 000
0	0	1	01) change to 000, term,000,000,000 change to 000, term
0	0	2	01) change to 000, term,000,000,000 change to 000, term
0	0	3	01) term to 000, term,000,000,000 change to 000, term
1	0	0	01) change to 000, term,000,000,000 change to 000, term
1	0	1	01) term to 000, term,000,000,000 change to 000, term
1	0	2	01) change to 000, term,000,000,000 change to 000, term
1	0	3	01) term to 000, term,000,000,000 change to 000, term
2	1	0	01) change to 000, term,000,000,000 change to 000, term
2	1	1	01) term to 000, term,000,000,000 change to 000, term





180度connector

颜色: LIGHT GRAY








OC# circuit for Intel






ESD Diode






ESD Diode





OC# circuit for Intel



modify Part Number by color




modify Part Number by color



Port 12


Delete it for EM

ESD Diode




Delete it for EM


ESD Diode



Reserve Location (RES A)




Reserve Location (RES A)





Port 34


Port 56

Delete it for BMS




Reserve Location (Single RES)





29.55


S_USB1_D0P5 32.53
 S_USB1_D0P5 32.53
 S_USB1_D0P5 32.53
 S_USB1_D0P5 32.53




55

S_USB1_D0P5 32.53
 S_USB1_D0P5 32.53
 S_USB1_D0P5 32.53
 S_USB1_D0P5 32.53

S_USB1_D0P5 29.53
 S_USB1_D0P5 29.53
 S_USB1_D0P5 29.53
 S_USB1_D0P5 29.53





5VSB_DUAL

47k

2k

UICE1

100k

1.1031V0001F000

100k

1.1031V0001F000

GND

+SVSB_DUAL

PL 560U: 11031V0004F201
PL 100U: 11031V0001F000

1



+ UCE5
+40V/0.3V

mba_cp580u6d3-v6d3x10m /X

2

11031V0001F000

GND




BOM	
N/A	mount
/X	unmount

STANDARD CIRCUIT	
XCVR	USB
CS_USB_0.2B	

HD DEMO USB




HO,
K

LPC Bus: check Chipset internal pull-high















LPT PORT



COM PORT







31

1. PLED+, PLED GPIO select:
2. stand by power plane, 3V tolerance
3. GPIO or GPIO high to turn on Power LED
4. GPIO low to turn off Power LED
5. sink under S3

Power LED power source use +5VDUAL




EATX POWER




modify Part Number by color


AMD:mount EMI CAP by model/by test,default /X
Intel:mount /Intel CAPs



Delete it for EMS




HW Monitor




If no CPU thermistor, unmount components HTR1, OC430, OR431

If no MB thermistor, unmount components OTR1, OC432, OR433




share USB Port Power



KBMS





ERP Circuit




to other OP

87 O_CPUFAN_PWM_G
87 O_CPUFAN_PWM_DET_REF
87 O_CPUFAN_PWM_DET_OUT




O_CPUFAN_PWM_DETECT GPIO select:
1. could be GPI, default GPI (no internal pull-down-pull-high resistor)
2. main power plane, 3V tolerance
3. GPI high means 4 Pin FAN
4. GPI low means 3 Pin FAN


GP_CPUFAN_PWMPU_EN GPIO select:
1. could be GPI & GPO both, default GPI (no internal pull-high resistor)
2. main power plane or stand by power plane, 3V tolerance
3. GPI or GPO low to enable CPU FAN PWM pull high
4. GPO high to disable CPU FAN PWM pull high




CPU FAN




GP_CPUFAN_DUAL_EN GPIO select:
1. could be GPI & GPO both, default GPI (no internal pull-high resistor)
2. main power plane or stand by power plane, 3V tolerance
3. GPI or GPO low to enter DUAL Mode
4. GPO high to enter DUAL Mode





GP_CPUFAN_PWM_DETECT GPIO select:
1. could be GPI & GPO both, default GPI (no internal pull-down-pull-high resistor)
2. stand by power plane, 3V tolerance
3. GPI to pass PWM signal to FAN
4. GPO low to cut PWM signal to FAN




Dual Mode



to OP OU480





for both support PWM Mode & DC Mode





4 Pin PWM Mode & DC Mode



Chassis FAN 1




Chassis FAN 2




PWM Mode & DC Mode Power Solution







STANDARD CIRCUIT	
VIDEO	Audio
Audio_0.30	
HD_STANDARD_AUDIO	

for ALC887-VD2/ALC892/ALC1150




```
DIP CAP
EL 100U : 11G040810743
PL 100U : 11031V0001F000
Audio 100U: 11011-00026000
Gamer 100U: 11011-0002X000
```




AAFP


for ALC887-VD2/ALC892



for AMP with De-POP



SPDIF Header






Delete it for EMS


10UF



with AMP/De-POP







only for ALC887-VD2/ALC892/ALC1150 with AMP



DIP CAP
EL 100 : 11G040822620
PL 100 : 11V090106207
Audio 100 : 11011-00064000
Gamer 100 : 11011-00062000
EL 1000 : 11G040810743
PL 1000 : 11031V0001P000
Audio 1000 : 11011-00026000
Gamer 1000 : 11011-00028000


for ALC887-VD2/ALC892





for ALC887-VD2/ALC892/ALC1150

for ACE1 & ACE2 use 10UF



only for ALC887-VD2/ALC892/ALC1150 Rear 3 Jacks




Diagram illustrating the LED driver circuit for the PCB. The circuit is powered by +V5V_DUAL and -V5V_DUAL. It features four parallel LED channels, each consisting of a 3000ohm resistor (ARN101A-D) and a yellow LED (AULED1-4). The LEDs are connected to a common ground. The ground connection is labeled "place on Bottom Side, close to Gap".

Component values and labels:

- Resistors: ARN101A, ARN101B, ARN101C, ARN101D, all 3000ohm, AUDIO_GAP_LED
- LEDs: AULED1, AULED2, AULED3, AULED4, all YELLOW, 27014-00091400, AUDIO_GAP_LED, mob_led_2p_63x31_spe


Audio LED
Yellow: 07014-00091400
Red : 07VA010R0000



AUDIO_LED_PWM GPIO select:

1. could be GPI & GPO both, default GPI (no internal pull-down resistor)
2. could mapping to Fading PWM function
3. stand by power plane, 3V tolerance
4. GPI or GPO high to turn on Audio LED
5. GPO low to turn off Audio LED
6. Fading PWM to be Respiration Lamp

+3VSB_LAN1

1. Peak to peak = 70mV
2. Rise time = 0.1~100ms
3. 132mA @ 50
4. Use SLP_LAN# to gate PHY power and the ME must be off in Sx state.








OP1 - Connector

GLAN + USB2 *2 Connector without Transformer

single LAN named LAN_USB12
dual LAN named LAN_USB12



Delete it for EMS







1. LAN IC power change to +3VSB_ATX (remove short-pin L1R88, add resistor L1R88 & L1R89)
2. for Intel PHY LAN, L1_LAN_DISABLE# renamed L1_LAN_DISABLE_R in LAN IC Page, and change BOM to use +3VSB_ATX power plane GPIO
3. for Intel PHY LAN, L1_LAN_DISABLE# pull high resistor L1R7 Optional change to /EUP
4. for Intel PHY LAN, L1_LAN_WAKE# renamed L1_LAN_WAKE_R in LAN IC Page
5. for Intel PCIE LAN, L1_DEV_OFF# choose +3VSB_ATX power plane GPIO
6. for PCIE LAN, S_WAKE# renamed S_WAKE#_LAN1 in LAN IC Page

[illegible][illegible]

1. O_DEEP_S5 require pull high to +3VSB_ATX, if not, do Level Shift
2. O_LAN_WAKE_EN power plane must be same as LAN IC Power


	PCIe Speed	PCIe Link Mode	AC Cap
ASBM142AE	Gen 2	X1 Link Mode	0.1UF
ASBM142	Gen 2	X2 Link Mode	0.1UF
	Gen 3	X1 Link Mode	0.22UF




BDW	mount ASBM142	unmount ASBM142
NA	mount	mount
IK	unmount	unmount
ASBM142-1	mount	unmount
31ASBM142-2	unmount	unmount
NO ASBM142-1	unmount	mount

AT POWER CIRCUIT	
VCC1	VCC1
ASBM142_2-0	
ASBM142_2-0	

1.2V for ASM1142, 700mA@S0




ASM1142 Power On Reset Sequence




OP3 - Connector

Ext USB 3.1 Connector 1&2





OP3

Delete it for EMS



OP1 - EMI Choke

Reserve EMI Choke (Single RES)






The diagram illustrates a hierarchical 16-to-16-bit parallel multiplier architecture. It is composed of four main stages, each representing a 4-to-4-bit parallel multiplier. Each stage is further divided into four 8-to-8-bit parallel multipliers. The inputs to the top stage are S_URKDN7_R, S_URKDN8_R, S_URKDN9_R, and S_URKDN10_R. The outputs of the top stage are U_URKDN1_R, U_URKDN2_R, U_URKDN3_R, and U_URKDN4_R. The diagram also shows the internal structure of each 8-to-8-bit multiplier, including the use of 16-to-16-bit parallel multipliers and 8-to-8-bit parallel multipliers. The diagram is labeled with various components and their connections, including the use of 16-to-16-bit parallel multipliers and 8-to-8-bit parallel multipliers.

BOM	mount ASM1142	unmount ASM1142
N/A	mount	mount
/X	unmount	unmount
/ASM1142-1	mount	unmount
/X/ASM1142-1	unmount	unmount
/NO ASM1142-1	unmount	mount

Delete it for EMS

ATX Screw Hole




place on bottom side
origin=xy: (400.00, 3750.00)

place on bottom side
origin=xy: (6500.00, 3750.00)



place on bottom side
origin=xy: (6500.00, 2950.00)



MB SCREW FOOTPRINT

MB_HOLE_160_T_LF3



MB_HOLE_160_T_U_LF3



MB_HOLE_160_T_R_LF3



MB_HOLE_160_T_UH_LF3



ATX Screw Select

	Standard (12 x 9.6)	Scale down (12 x <9.6)
H1	V	V
H2	V	V
H3	V	V
H4	V	V
H5	V	V
H6	V	V
H7	V	X
H8	V	X
H9	V	X
H20	V	V
H21	V	V
H22	V	V

12 inch


(X, Y)=(0, 0)

< 9.6 inch

9.6 inch



Delete it for EMS







2x7 Pin TPM Header








Delete it for EMS


COM Debug Header

























2. V_{in} and V_{out} being more than 30mV away

3. Input cap and Output cap can't use same ESD.



4. $P_{THER_GATE_IO}$ is away from V_{in} more than 15mV, from V_{out} more than 30mV.


NOTE:which power rail powerd to audio ic should be confirmed by EE.

[illegible]


+5VSB_ATX ==> +3VSB_ATX




Io: 1.5A






Address : 0x20










- 1.Vin and Vout keep more than 30mils away.
- 2.Input cap and Output cap can't use same GND.
- 3.P_3V_GATE_10 is away from Vin more than 15mils, from Vout more than 30mils.

PC412靠近PQ403放置







PQ404,PQ410 and other components are better to place close to PQ403.








8 Pin +12V Connector









DUMMY LOAD

28 O_+12V_DUMMYLOAD2





fix Vcore 200mil

fix 周期性干扰

